Abstract-A fully integrated CMOS wideband distributed variable delay line for time array beam-formers is presented. The delay line works over a full differential mode, and the delay cell function is based on differential amplifiers with active inductive peaking loads. A delay resolution of 15 ps is obtained with a maximum delay capability of 150 ps. The designed active delay line provides 3 scanning angles with 8.6 • of spatial resolution. This delay line is applicable for a 4 channel beam-former with an operational bandwidth of 500 MHz centered at 5 GHz. Our active delay line consumes up to 352 mW of power from a 2.5 V supply. The circuit is simulated in standard 0.25 µm BiCMOS process and occupies 252 µm × 123 µm of silicon area.
INTRODUCTION
Antenna arrays have been used for over half a century in various military communications and radar applications. There is a recent surge of interest in using antenna arrays for commercial applications. Broadly speaking, there are two categories of antenna arrays: those used for beam-forming and those used for spatial diversity [6] [7] [8] [9] . In the first type, also referred to as phased arrays in narrowband systems or time arrays in wideband systems, a linear summation of complexweighted signals is formed to create an appropriate beam and enable spatial selectivity [10] . Complex-weighted signals in radio frequency are achieved by changing the gain and phase of each channel that follows an antenna element. The shape of the beam and the direction of the main lobe depend on amplitude and phase settings, and both are electronically controlled. Beam-formers are used to create a line-of-sight connection between a transmitter and a receiver [11, 12] .
Beam-former transmitters limit their emission to specific angles, while beam-former receivers can reject interference signals from unwanted directions, while receiving with high gain at the desired direction.
In a phased array receiver, the received signal arrives at each element of the array at a different moment in time. For narrowband systems with a fractional bandwidth less than 0.1, time difference can be approximated using phase shifters. On the other hand, time difference in wideband systems with a bandwidth greater than 500 MHz need a time delay element to compensate for the delay at each channel [1] . The fractional bandwidth is defined as:
This paper presents a distributed variable delay line (DVDL) for wideband beam-formers. Section 2 reviews the fundamentals of time delay architectures. Section 3 presents the design methodology and associated circuitry of the new delay line. Section 4 presents and discusses the simulation results and performance of the variable delay line. The layout of the DVDL line is presented in Section 5, and finally Section 6 provides a conclusion for this paper.
BEAMFORMERS AND DELAY LINE CONCEPT
A phased array receiver is a multi-antenna transceiver which coherently combines the signals coming from all channels. For simplicity and convenience, the discussion here will be limited to a linear, onedimensional, uniform array receiver. A block diagram of a time delay four-antenna receiver is shown in Fig. 1 . A received wave with an angle of arrival, θ, reaches each one of the 4 antennas at different moments in time [2] .
The delay difference, τ , is a function of the angle of arrival θ, the speed of light c, and the antenna spacing d, and is given by:
If S 0 (t) represents the received signal at the first element of the array, then the signal at the nth array element is given by:
The summed total signal, S tot (t), is the superposition of the received signals at each antenna, S n , and is given as: where τ cn is the amount of compensated delay in the nth received channel and the required amount of delay between neighboring elements, τ c [1] .
DVDL DESIGN
A variable delay element is presented using a differential pair of NMOS transistors with inductive peaking as shown in Fig. 2 . The delay is a function of the steering current I ss , output voltage swing ∆V , and load capacitance C L [4] , as given below
For a delay line implementation using this topology, each delay element should drive another one, then the load capacitance presented by C gs of Q 1 and Q 2 can be controlled by the size of these transistors. Usually active loads are preferred instead of passive inductors, since passive inductors occupy a very large area. In Fig. 2 , Q 5 and Q 6 are PMOS transistors that work as active resistors connected to Q 3 and Q 4 NMOS transistor load. Gain and bandwidth are controlled with this inductive peaking active load which is adjustable by controlling the size of the PMOS transistors [5] . Fig. 3 presents the equivalent small signal model of the active inductive peaking circuit. The input impedance of the active inductive circuit can be described as where R eq denotes the equivalent resistive load Q 5 , g m represents the transconductance of the amplifier, and C gs equals the Q 3 gate-source parasitic capacitance in Fig. 3 . The input impedance behaves as a series L-R network, where the input impedance Z in increases with frequency [5] . Table 1 gives the width and length of each transistor used in the designed DVDL element circuit. To ensure stability and high speed response all these transistors must work in the saturation region.
Most of the designs of variable delays used for beam-forming are based on lumped element transmission line implementation with variable path controlling the delay [1] . These designs consume large silicon on-chip area and use spiral inductors with low quality factors. The efficiency of these spiral inductors is frequency dependent; in Giga hertz frequencies passive inductors have low efficiency [3] . To the best of our knowledge, this paper introduces the first active delay line operating with 500 MHz bandwidth centered at 5 GHz. Fig. 4 proposes a DVDL line with 10 variable delays. Each delay element circuit is as shown in Fig. 2 . The delay resolution of a single element is 15 ps and the maximum delay is ten times that. Delay element 11 in Fig. 4 is added for matching purposes only. Adjustable delay is obtained by controlling the path of the signal between the input and the output using switches. These switches are a couple of NMOS transistors that work as ON/OFF switch. The ON state is when the Gates of the transistors are supplied with 2.5 V, and the OFF state when supplied by 0 V. For example, if we need a delay of 30 ps, switch 2 is turned ON by a 2.5 V supply and delay elements 1 and 2 are turned ON by supplying V bias1 and V bias2 with 2.5 V. This is a single channel delay line for a wideband beam-former.
SIMULATION RESULTS
Accurate MOSFET models at RF will enable better prediction of the simulation. Thus BSIM3v3.2 was used in this work and model parameters were obtained from TSMC. Fig. 5 shows the simulated delay obtained from all paths of the delay line. After simulating the same delay element at different frequencies, the delay is varying correspondingly with frequency. For a band of frequencies between 4.5 GHz and 5.5 GHz delay is varying from 15.3 ps to 15 ps respectively. Fig. 6 shows the curve of delay variation versus frequency change. We have a maximum delay of 17 ps at 1 GHz and a minimum delay of 14 ps at 8 GHz. The Delay step is defined as the delay difference between two neighboring switches of the DVDL line of Fig. 4 . One delay step equals to 15 ps, see Fig. 5 . The minimum delay of this line is 15 ps when switch 1 is ON only, and the maximum delay is 150 ps when switch 10 is ON only. In other words:
For an array of four elements and an antenna spacing of half wavelength at 5 GHz, the minimum scanning angle occurs at minimum 
While the maximum scanning angle is obtained from the maximum delay divided by (N − 1), where N is number of antenna elements in the array: Figure 7 shows the scanning angle resolution of a 4-element array beam-former using the proposed DVDL in this paper. We have 3 different scanning angles (8. All 10 delay elements are connected to each other in a series form. Since all delay elements are identical, each delay element output is matched with the input of the next delay element. In order to match the input of the delay line with 50 Ω an LC matching network can be used. Figure 8 represents the input return loss S 11 and the gain S 21 of the matching network with the DVDL line. We have an operation band between 4.8 GHz and 5.46 GHz with gain varying from 1-5 dB. Fig. 9 represents the reverse isolation, S 12 , of the matching network with a value that does not exceed −5 dB. 
LAYOUT
A proposed integrated circuit layout with 0.25 BiCMOS process was carried out. Fig. 10 shows the design layout of the DVDL which consists of 10 delay elements with 1 delay element at the final stage for matching purposes. The layout consumes a silicon area of (122.8 µm × 252 µm).
CONCLUSION
A silicon distributed variable delay line for wideband beam-formers suitable for short range wireless communications has been introduced, and discussed. The DVDL architecture eliminates the bandwidth limited phase shifter implementations in traditional phase shifters. An active DVDL design proposed in this paper replaces the need for a passive delay line that uses passive lumped elements to implement a transmission line. Each delay element consumes around 32 mW from a 2.5 V supply, and occupies a silicon area of (35 µm × 35 µm). The total silicon area occupied by the whole DVDL equals to (122.8 µm × 252 µm).
